Latches in Digital Logic

Latches are digital circuits that store a single bit of information and hold its value until it is updated by new input signals. They are used in digital systems as temporary storage elements to store binary information. Latches can be implemented using various digital logic gates, such as <u>AND</u>, <u>OR</u>, NOT, NAND, and NOR gates. Latches are widely used in digital systems for various applications, including data storage, control circuits, and flip-flop circuits. They are often used in combination with other digital circuits to implement <u>sequential circuits</u>, such as state machines and memory elements.

Latches Definition

Latches are basic storage elements that operate with signal levels (rather than signal transitions). Latches controlled by a clock transition are flip-flops. Latches are level-sensitive devices. Latches are useful for the design of the asynchronous sequential circuit. Latches are sequential circuit with two stable states. These are sensitive to the input voltage applied and does not depend on the clock pulse. Flip flops that do not use clock pulse are referred to as latch.

Types of Latches in Digital Electronics

In digital electronics different types of latches are:

- SR Latches
- Gated SR Latches
- D Latches
- Gated D Latches
- JK Latches
- T Laches

SR Latch

S-R latches i.e., Set-Reset latches are the simplest form of latches and are implemented using two inputs: S (Set) and R (Reset). The S input sets the output to 1, while the R input resets the output to 0. When both S and R inputs are at 1, the latch is said to be in an "undefined" state. They are also known as preset and clear states. The SR latch forms the basic building blocks of all other types of flip-flops.

Truth Table of SR Latch

The below table represents the truth table of SR latch.

S	R	Q	Q'
0	0	Latch	Latch


S	R	Q	Q'
0	1	0	1
1	0	1	0
1	1	0	0

Logic Diagram of SR Latch


SR Latch is a logic circuit with:

- 2 cross-coupled NOR gate or 2 cross-coupled NAND gate.
- 2 input S for SET and R for RESET
- 2 output Q, Q'.

The below logic diagram represents the SR latch using NAND gate.



The below logic diagram represents SR latch using NOR Gate.




Different Cases of SR Latch

The different cases of <u>SR</u> latch are discussed below.

Case 1:
$$S' = R' = 1 (S = R = 0)$$


If Q = 1, Q and R' inputs for 2nd NAND gate are both 1.

If Q = 0, Q and R' inputs for 2nd NAND gate are 0 and 1 respectively.




Case 2: S' = 0, R' = 1 (S = 1, R = 0)

- As S' = 0, the output of 1st NAND gate, Q = 1 (SET state).
- In second NAND gate, as Q and R' inputs are 1, Q'=0.



Case 3: S' = 1, R' = 0 (S = 0, R = 1)

- As R'=0, the output of 2nd NAND gate, Q' = 1.
- In first NAND gate, as Q and S' inputs are 1, Q = 0 (RESET state).



Case 4: S' = R' = 0 (S = R = 1)

When S = R = 1, both Q and Q' becomes 1 which is not allowed. So, the input condition is prohibited.

Gated SR Latch

A Gated SR latch is a SR latch with enable input which works when enable is 1 and retain the previous state when enable is 0.


Truth Table of Gated SR Latch

The below table represents the truth table of Gated SR latch.

Enable	S	R	Qn+1
0	Χ	X	Qn
1	0	0	Qn
1	0	1	0
1	1	0	1
1	1	1	X

Logic Diagram of Gated SR Latch

The below logic diagram represents the gated SR latch.



D Latch

D latches are also known as transparent latches and are implemented using two inputs: D (Data) and a clock signal. The output of the latch follows the input at the D terminal as long as the clock signal is high. When the clock signal goes low, the output of the latch is stored and held until the next rising edge of the clock.

Truth Table of D Latch


The below table represents the truth table of \underline{D} latch.

Ε	D	Q	Q'
0	0	Latch	Latch
0	1	Latch	Latch

Е	D	Q	Q'
1	0	0	1
1	1	1	0

Logic Diagram of D Latch

The below logic diagram represents the D latch.



Gated D Latch

D latch is similar to SR latch with some modifications made. Here, the inputs are complements of each other. The D latch stands for "data latch" as this latch stores single bit temporarily.

Truth Table of Gated D Latch

The below table represents the truth table of Gated D latch.

Enable	D	Qn	Qn+1	STATE
1	0	Х	0	RESET
1	1	х	1	SET
0	X	Х	Q(n)	No Change

Characteristics Equation: Qn+1 = EN.D + EN'.Qn

Logic Diagram of Gated D Latch
The below logic diagram represents the gated D latch.

